| Design Verification- Remote at Remote, Remote, USA |
| Email: [email protected] |
|
From: James Smith, Yochana Solutions INC [email protected] Reply to: [email protected] Job Title- Design Verification Location Remote Duration 1+year General verification expertise System Verilog UVM working experience ( In the current scenario not much on UVM, but heavily on C) Understanding of ARM processor based SOCs, AXI / AHB Working knowledge of Processor based C tests for SOC verification (test coding, compilation, loading in TB, failure debug) Strong hands on work experience of test development, simulation along with usage of popular EDA tools Good debug skills Check that engineer has done reasonable amount of debug in past projects Has logical and methodical approach to debug issues /failures Has used standard tools for debugging, as applicable Coresight knowledge / debug is an added advantage. We have many tests for connectivity using jasper gold need quick debug effort and it is good have that skill set. Good problem solving skills Assess by giving some sample problems to solve online during the interview Specific experience with following is a big advantage a) dynamic cdc verification b) clock sweep tests, dynamic frequency scaling c) verification of complex reset architectures d) Debugging of above issues in GLS environment. Thanks & Regards, James Smith- Team Lead [email protected] Direct No: 949-201-1313 Yochana Solutions INC Windsor, Ontario- Canada Farmington hills, MI-48335- USA USA | CANADA I INDIA W: www.yochana.com Note: This is not an unsolicited mail. If you are not interested in receiving our e-mails then please reply with subject line Remove Keywords: cprogramm information technology Michigan Design Verification- Remote [email protected] |
| [email protected] View All |
| 12:07 AM 13-Feb-25 |